10132 - Logic Design Engineer Lead
Qualitest
Bucharest
3 zile în urmă

Description

Language (HDL) VHDL and / or SystemVerilog / Logic Design,

Logic Modeling, Very Large System Integration (VLSI), micro architecture, Functional State Machine (FSM).

UNIX / Linux environment Simulation and Synthesis : Linting (Parser), Design Rule Check (DRC) , Digital simulation (Simulation), Synthesis (RTL to Gate), Static Timing Analysis (STA)

Excellent communication skills Advantage

Team lead experience

Networking protocols knowledge

Equivalence Check (EC, LEC)

Benefits

  • Private health subscription + hospitalization package
  • Private dental subscription
  • Gym subscription
  • Vouchers / bonuses for special events (birthday, Christmas, Easter, etc)
  • Meal vouchers of 20 RON / working day (legal value)
  • Ability to work with a global company and immerse in a variety of international projects with different cultures within the IT industry
  • Access to cutting edge and state of the art technologies current with the everyday evolvement of technologies
  • Development opportunities with free access to over 3000+ training courses and peer to peer mentoring support
  • Raportați această lucrare
    checkmark

    Thank you for reporting this job!

    Your feedback will help us improve the quality of our services.

    Aplică
    Email-ul meu
    Făcând clic pe "Continuă", acord nevoo consimțământ de a procesa datele mele și de a-mi trimite alerte prin e-mail, așa cum este detaliat în policyApplicația de confidențialitate a lui neuvoo. Pot să-mi retrag consimțământul sau să mă dezabonez în orice moment.
    Continuă
    Formular