Senior DFT (Design For Test) Engineer - Remote
Capgemini Engineering
Cluj, Romania
5 zile în urmă

Our offer

  • Competitive Salary & Benefits;
  • Knowledge and support from more experienced engineers;
  • Respect for your private life and your choices;
  • All tools required for high performance in your field;
  • Responsible approach, long term commitments, and stability;
  • Relocation Package for non-Cluj residents.
  • Your role

  • provide SOC (top) level constraints and partitions for RTL / Logic designers, floorplan & PD engineers, DFT requirements;
  • perform top / block-level DFT insertion including scan compression, boundary scan, JTAG, IEEE wrapper, MBIST, LBIST, ATPG and pattern simulation;
  • verify DFT circuitry and interface with other blocks, debug timing simulation issues.
  • Your profile

  • Sound basics of DFT aspects of scan DRC, ATPG DRC and simulation debug skills;
  • Basic knowledge of compression structure and MBIST structure of any EDA tools;
  • Usage of simulation and waveform viewer tool flow from any debugging tools from Synopsys, Mentor or Cadence;
  • Good knowledge of Perl / TCL / Python scripting;
  • Expertise with Synopsys EDA tools such as SMS, compression architecture of same.
  • LI-RC4

    Raportați această lucrare

    Thank you for reporting this job!

    Your feedback will help us improve the quality of our services.

    Email-ul meu
    Făcând clic pe "Continuă", acord nevoo consimțământ de a procesa datele mele și de a-mi trimite alerte prin e-mail, așa cum este detaliat în policyApplicația de confidențialitate a lui neuvoo. Pot să-mi retrag consimțământul sau să mă dezabonez în orice moment.