Perform verification of layout adherence to design rules (DRC) and Layout-vs-Schematic checks
3rd / 4th year student or MSEE in Electronics and Telecommunication or Electrical Faculty
Knowledgeable of basic analog and digital circuits.
CMOS technology knowledge is a plus.
Should have good knowledge of English and good communication skills